eduzhai > Physical Sciences > Physics Sciences >

A 500-MS/s, 2.0-mW, 8-Bit Subranging ADC with Time-Domain Quantizer

  • Save

... pages left unread,continue reading

Document pages: 14 pages

Abstract: This paper describes a novel energy-efficient, high-speed ADC architecture combining a flash ADC and a TDC. A high conversion rate can be obtained owing to the flash coarse ADC, and low-power dissipation can be attained using the TDC as a fine ADC. Moreover, a capacitive coupled ramp circuit is proposed to achieve high linearity. A test chip was fabricated using 65-nm digital CMOS technology. The test chip demonstrated a high sampling frequency of 500 MHz and a low-power dissipation of 2.0 mW, resulting in a low FOM of 32 fJ conversion-step.

Please select stars to rate!

         

0 comments Sign in to leave a comment.

    Data loading, please wait...
×